Abstract-A transmission line emulator has been developed to flexibly represent interconnected ac lines under normal operating conditions in a voltage-source-converter-based power system emulation platform. As the most serious short-circuit fault condition, the three-phase short-circuit fault emulation is essential for power system studies. This paper proposes a model to realize a threephase short-circuit fault emulation at different locations along a single transmission line or one of several parallel-connected transmission lines. At the same time, a combination method is proposed to eliminate the undesired transients caused by the current reference step changes while switching between the fault state and the normal state. Experiment results verify the developed transmission line three-phase short-circuit fault emulation capability.
emulation platform. Second, the power grid simulated in a digital simulation environment can be modified easily, while an analog emulation platform needs significant effort to be reconfigured. Third, compared with an analog emulation platform, a digital simulation platform can simulate a power system with more buses. Despite these advantages, digital simulation platforms have not totally replaced analog emulation platforms. Many analog emulation facilities are still utilized for power system studies, real equipment testing, and laboratory education [6] [7] [8] . Instead of digital simulation results, which are acquired by neglecting several practical factors such as communication bandwidth, time delay, measurement errors, and electromagnetic interference, hardware testing results are still preferred and are more convincing for most power engineers. In addition, an analog emulation platform can be utilized for testing newly developed devices, whose mathematical models are either not accurate or not available.
Since the 1990s, with the development of real-time digital simulators (RTDS), such as Opal-RT and the Typhoon HIL, the hybrid simulation environment, which combines digital simulation and the hardware testing together with the hardware-inthe-loop (HIL) technology, has become a new trend for power system studies [9] , [10] . With this technology, the simulation capability and flexibility can be improved by using RTDSs, and also physical devices can get involved in the testing at the same time. Except for testing controllers, such as protection relays, generator excitation control systems, and power electronic converter controllers, by using the control HIL technology, the power-level facilities can also be tested by using power amplifiers as the interfaces, which is named as power HIL [11] . Power HIL has been used to test different devices for a variety of purposes, such as photovoltaic inverters, wind generators, and microgrids [12] , [13] . Instead of power-system-level testing and study, these platforms focus on testing only one device or a small system of no more than a microgrid with a few buses and lines. In [14] , a hybrid emulation platform based on the RTDS and an analog emulation system has been established for power system study. Compared with using only the analog emulation system, it improves the testing capability and flexibility by putting a part of the simulated system into the RTDS. Nevertheless, the traditional analog emulation system is still based on scaled generators, transmission lines, motors, and loads, which are relatively massy, expensive, and inflexible. According to the power HIL concept, a hardware test-bed (HTB) platform has been developed by the Center for UltraWide-Area Resilient Electric Energy Transmission Networks, The University of Tennessee, to emulate power systems by programming interconnected three-phase voltage-source converters (VSCs) to behave like the intended power system components, as shown in Fig. 1 [15] [16] [17] [18] . The dc sides of the emulators share a common dc power supply. The ac side of each emulator is controlled to function as a power system component, such as a generator, a load, an energy storage unit, etc. Specifically, two converters connected back-to-back are cooperatively controlled to function as a transmission line. The ac-link connection forms the emulated ac grid by connecting each emulated component the same as it is in the original ac grid. Since the emulator VSCs share a common link, the active power circulates among the VSCs as indicated by the circulating arrows in Fig. 1 , and the dc power supply only makes up for the system power loss.
Compared with traditional analog emulation platforms, the HTB is more cost effective and flexible, yet still enables realistic testing and demonstration of power system operation and control with actual measurement, communication, and control stations [19] . Different from the power HIL platform, which tests the hardware with the original ratings, the HTB is mainly utilized for power system studies, such as system operation, oscillation damping, system protection studies, and transient stability, with a scaled version of the original power grid.
As a common disturbance in power systems, transmission line short-circuit faults are employed for many studies. Specifically, as the most serious short-circuit fault condition, the three-phase short-circuit fault is widely adopted for power system transient studies [20] [21] [22] [23] . As a power system emulation platform, it is essential for the HTB to have the transmission line three-phase short-circuit fault emulation capability. For example, the HTB has been applied to demonstrate the simplified Western Electricity Coordinating Council (WECC) system with a hypothetical three-terminal HVDC overlay, as shown in Fig. 2 [24] . Fig. 2(a) shows the one-line diagram of the WECC system with the corresponding map, and Fig. 2(b) shows the one-line diagram of the WECC system with scaled generators, loads, and transmission line parameters. A realistic and interesting case study would be to apply a three-phase short-circuit fault in the transmission line between Buses 3 and 4, which is a major power transmission path between the northeast and southeast portions Fig. 2 , is composed of several parallel-connected 500-kV power transmission lines [25] . Applying a three-phase short-circuit fault in a part of the parallel-connected transmission lines would be an essential and realistic scenario to study the transient stability of the WECC system.
In traditional analog emulation platforms, several sections of inductors, capacitors, and resistors can be employed to emulate transmission lines, and circuit breakers can be implemented at the common point between two sections to emulate a shortcircuit fault [26] , [27] . However, similar to the other elements in a traditional analog emulation platform, the disadvantages of high cost and less flexibility still exist, and the fault can only happen at several discrete locations, depending on the number of sections. In the HTB, a short-circuit fault emulator based on a shunt-connected VSC has previously been developed, but only the short-circuit fault at a voltage bus could be emulated [28] . Previously, a transmission line emulator based on two three-phase VSCs has been developed to improve the flexibility of changing the emulated line impedance [29] . However, only the normal operation and manual line trip open functions are implemented [30] . The primary goal of this paper is to develop a transmission line emulator with the three-phase shortcircuit fault emulation capability based on VSCs, where a fault at different locations along the line can be studied.
Different from previous work, this paper implements the three-phase short-circuit fault function in the converter-based transmission line emulator to represent a fault at different locations along the emulated transmission line. In addition to a three-phase short-circuit fault within a single transmission line, it can emulate a three-phase short-circuit fault within one of several parallel-connected transmission lines. This concept is first proposed and addressed in this paper. Except for the application in the HTB, it can also be utilized in the traditional analog emulation platform. The transmission line three-phase short-circuit fault emulation developed in this paper is based on the balanced three-phase three-wire system.
The structure of this paper is organized as follows. Section II presents the transmission line emulation model with both normal state and three-phase short-circuit fault state functions. Section III analyzes the transmission line emulation stability. Section IV presents the transmission line emulator implementation in the HTB. Section V presents the experimental verification. Finally, we will conclude this paper in Section VI.
II. TRANSMISSION LINE EMULATION MODEL

A. Single-Transmission-Line Model
A transmission line can be simplified as a Π model for many power system studies, as shown in Fig. 3 [31] - [36] . Usually, the transmission line is connected with buses on both sides, where generators or loads exist [37] [38] [39] [40] . Thus, the parallel capacitors in the Π model can be integrated into the generator or load emulator connected on the same bus [41] [42] [43] [44] . The parallel capacitance is also negligible for many short transmission lines. In this paper, the emulated three-phase transmission line is further simplified as an inductor in series with a resistor in each phase, as shown in Fig. 4 [29] - [30] .
The two terminals of the transmission line are named as "Master" and "Follower," respectively, in this paper. The transmission In the time domain, the transmission line is expressed as
By measuring the terminal voltages, the current references can be derived as
Thus, the transmission line model under normal operating conditions is derived as shown in Fig. 5 .
Considering that a three-phase short-circuit fault happens at the location "o," the transmission line during the fault is shown in Fig. 6 . The parameter γ (0 < γ < 1) is the percentage of the distance from the location "o" to the Master-side terminal with regard to the total line length. Since the voltage at the three-phase short-circuit fault location, referring to the imaginary neutral point, is zero in the balanced three-phase system, the phase to neutral voltage equals to the phase to fault location voltage. Thus, the transmission line model can be expressed as
Thus, the transmission line model under three-phase shortcircuit fault conditions is shown in Fig. 7 .
According to the derived transmission line models for the balanced three-phase three-wire system, the transmission line performance under both normal and three-phase short-circuit fault conditions can be emulated by injecting currents on both sides of the transmission line, which track the current references calculated based on the measured voltages.
B. Smooth Switching Between Normal and Fault States
Considering the ideal current tracking performance, the transmission line emulator main circuit can be simplified and represented as controlled current sources, as shown in Fig. 8 .
By switching the controlled current-source input references between the model under the normal state and the model under the fault state, the transmission line emulator can realize the emulations of both the normal state and the fault state. However, at the switching moment, there can be current reference errors between the normal state and the fault state if the two models are calculated separately. The error introduces undesired transients, especially when the transmission line is in series with inductors, which cannot tolerate current step changes.
In this paper, a combined model is proposed to avoid the switching transients between the normal state and the fault state. Instead of switching the controlled current-source input references, the inputs of the integral units for the current reference calculations are switched, as shown in Fig. 9 , which combines the normal and fault states in one model. The single-pole doublethrow switches are implemented to switch between the normal state and the short-circuit fault state. The emulated transmission line operates at the normal state when the switches are at position "1"; otherwise, it operates at the short-circuit fault state if the switches are at position "2".
C. Parallel-Connected Transmission Line Model
Parallel-connected transmission lines are commonly utilized in the electric grid for power delivery over long distances and for high power corridors. Fig. 10 shows a diagram with k parallelconnected lines.
When a three-phase short-circuit fault happens within one of the parallel-connected transmission lines, the parallel-connected transmission lines can be separated into two parts, which are the normal lines and the faulted line, as shown in Fig. 11 . The normal lines can be integrated into a single transmission line with equivalent inductance L n and resistance R n of all normal lines in parallel. The faulted line inductance and resistance are named as L s and R s , respectively.
In this paper, the Master and Follower terminal voltage and current definitions of the parallel-connected transmission lines The normal line model and the line model with a three-phase short-circuit fault are solved separately. The total current reference of the parallel-connected transmission lines is derived by adding up the current references of the normal line model and the line model with a three-phase short-circuit fault. The singlepole double-throw switches are implemented to switch between the normal state and the short-circuit fault state of the predetermined transmission line with a three-phase short-circuit fault emulation. The predetermined transmission line operates at the normal state when the switches are at position "1"; otherwise, it operates at the short-circuit fault state if the switches are at position "2".
III. TRANSMISSION LINE EMULATION STABILITY ANALYSIS
Similar to the power HIL interface algorithms, there is a potential emulation stability issue induced by the time delay within the transmission line emulator. It is essential to locate the boundary conditions of emulating the transmission line stably [45] . A balanced three-phase circuit can be separated into three identical single-phase circuits for analysis.
Assume that the single-phase diagram of a power system with the transmission line can be simplified as in Fig. 13(a) . E 1 and Z 1 are the equivalent voltage source and impedance at the Master side. E 2 and Z 2 are the equivalent voltage source and impedance at the Follower side. Theoretically, the models of the two VSCs, which are programmed to emulate the transmission line, should also be considered in the stability analysis. In this paper, in order to focus on the stability analysis of the transmission line emulation algorithm itself and derive a more generalized stability condition guidance, the VSC current tracking performance is assumed to be ideal. Fig. 13(b) shows the single-phase diagram with the transmission line emulator considering ideal current tracking performance. Similar to the power HIL interface algorithm analysis in [14] and [46] [47] [48] , assuming that the total time delay within the transmission line emulator is Δt, and the time delay is applied on the voltage measurements to simplify the analysis.
In the s-domain, the circuit at the Master side and the circuit at the Follower side can be expressed in (5) and (6), respectively:
A. Single-Transmission-Line Emulation Stability
Under the normal condition, the transmission line model can be expressed as in (7), where Z L is the transmission line impedance:
Substituting (7) into (5) and (6), the current references can be solved as
According to (8) (9) . If the magnitude of the open-loop transfer function is smaller than 1, there is no 0-dB crossing point in the amplitude-frequency curve, which means that the phase margin is infinite. Thus, the system is assured to be stable when the following equation is satisfied:
The stability requirement is expressed based on (9) as follows:
According to (10) , under normal conditions, the transmission line emulation is assured to be stable if the line impedance is larger than the sum of the equivalent source impedances at both sides of the transmission line.
Under a short-circuit fault condition, the transmission line model can be expressed as in (11) , where Z L is the transmission line impedance and γ is the percentage of the distance from the fault location to the Master-side terminal with regard to the total line length
Substituting (11) into (5) and (6), the current references can be solved as
Similarly, the system is assured to be stable when the following equation is satisfied:
The stability requirement is expressed in (14) based on (13) , and the line model is more likely to be unstable if the fault is at one end of the transmission line (γ is close to 0 or 1).
B. Parallel-Connected Transmission Line Emulation Stability
Under normal conditions, the parallel-connected transmission line model is the same as the single transmission line; thus, the transmission line emulation is stable if the equivalent impedance of the parallel-connected transmission lines is larger than the sum of the equivalent source impedances at both sides of the transmission line.
Under a short-circuit fault condition, the transmission line can be separated into the normal lines and the faulted line. The emulation stability of normal lines can be evaluated by assuming the short-circuited line operates stably, as shown in Fig. 14(a) . According to the Thevenin-Norton theorem, the Master-side and Follower-side equivalent impedances are Z 1 ||(γZ s ) and Z 2 ||((1 − γ)Z s ), respectively, where Z s is the faulted transmission line impedance. Similar to the single-transmission-line analysis, the stability requirement is expressed in (15) , where Z n is the normal transmission line impedance:
The Master-side emulation stability of the faulted line can be evaluated by assuming that the normal lines and the faulted line at the Follower side operate stably, as shown in Fig. 14(b) . According to the Thevenin-Norton theorem, the equivalent impedance at the Master terminal is ((Z 2 || ((1 − γ)Z s )) + Z n )||Z 1 . The stability requirement is expressed as
Similarly, the Follower-side emulation stability of the faulted line can be evaluated by assuming that the normal lines and the faulted line at the Master side operate stably, as shown in Fig. 14(c) , and the Follower-side stability requirement is expressed as
Thus, the emulation of parallel-connected transmission lines with a three-phase short-circuit fault within one transmission line is assured to be stable when (15)-(17) are satisfied.
IV. TRANSMISSION LINE EMULATOR IMPLEMENTATION IN THE HTB
By highlighting a transmission line emulator in Fig. 1 , the system configuration of the HTB grid emulator is shown in Fig. 15 . The transmission line emulator is composed of two VSCs, which are named as Master and Follower, respectively, in this paper. The Master and Follower VSCs also share the same dc link with the other HTB emulator VSCs so that the power loss of Master and Follower VSCs does not affect the power loss performance of the emulated transmission line. Fig. 16 shows the HTB grid emulation platform. Both Master and Follower VSCs have their own controllers for current tracking control, as shown in Fig. 17 . Area 1 and Area 2 represent two power system networks, which are connected by the emulated transmission line. The transmission line model, which calculates the current references according to the terminal voltages, locates in the Master controller. The Followerside current references are calculated in the Master controller and sent to the Follower controller through dedicated serial communication. The VSC parameters are listed in Table I .
V. EXPERIMENTAL RESULTS
In order to simplify the comparison, a system diagram of a transmission line connected between two voltage sources is set up to verify the transmission line fault emulation, as shown in Fig. 18 . In the HTB, the ideal voltage sources V 1 and V 2 are realized by VSCs through maintaining the voltage magnitude with closed-loop control. The ideal voltage-source frequency is kept at 60 Hz, but the angle can be modified manually through the human-machine interface to change the power flow between the two sources. The voltage-source internal impedances are realized by physical inductors, which are L 1 , R 1 and L 2 , R 2 , respectively. The transmission line can be set to connect between two ideal voltage sources by using zero internal impedances (Set L 1 , R 1 , L 2 , and R 2 to zero) for the voltage sources. Fig. 19 shows the experimental line emulator platform setup based on HTB converters and the system topology in Fig. 18 . The Master and Follower converters emulate the transmission line, and the VSC1 and VSC2 perform as the ideal voltage sources V 1 and V 2 , respectively.
A. Fault Emulation of a Single Transmission Line
The system diagram of the single-transmission-line experiment verification is shown in Fig. 20 . The transmission line inductance and resistance are L and R, respectively. The threephase short-circuit fault happens at the location γ (0 < γ < 1), which is the ratio of the distance from the fault location to the Master-side terminal with regard to the total line length.
1) Single Transmission Line Connected With Two Ideal Voltage Sources Scenario:
In order to verify the transmission line emulation performance by connecting to two ideal voltage sources, the voltage-source impedances are set to zero (L 1 , R 1 , L 2 , and R 2 equal to zero). The transmission line inductance and resistance are selected as 12 mH and 0.3 Ω, respectively. Three fault scenarios with γ equals to 1/3, 1/2, and 2/3, respectively, are conducted to verify the three-phase short-circuit fault emulation capability at different locations within the emulated transmission line.
a) Three-phase short-circuit fault with γ = 1/ 3: A threephase short-circuit fault happens at 0.1 s at the location γ = 1/ 3 when the phase angle of V m ab is 170°. The angle difference between the two voltage sources is θ = θ V 1 -θ V 2 = −26
• . The fault is cleared at 0.3 s. Fig. 21(a) and (b) show the experiment and simulation result comparisons of V ab and I a , respectively, which indicate that the experimental waveforms match well with the simulation results. 
• . The fault is cleared at 0.3 s. Fig. 22(a) and (b) show the experiment and simulation result comparisons of V ab and I a , respectively, which indicate that the experimental waveforms match well with the simulation results. c) Three-phase short-circuit fault with γ = 2/ 3: A threephase short-circuit fault happens at 0.1 s at the location γ = 2/ 3 when the phase angle of V m ab is 150°. The angle difference between the two voltage sources is θ = θ V 1 -θ V 2 = −22
• . The fault is cleared at 0.3 s. Fig. 23(a) and (b) show the experiment and simulation result comparisons of V ab and I a , respectively, which indicate that the experimental waveforms match well with the simulation results.
According to the above comparisons, the experiment waveforms match with the simulation waveforms when a three-phase short-circuit fault happens at the locations of γ equals to 1/3, 1/2, or 2/3, which verifies the three-phase short-circuit fault emulation capability of the developed transmission line emulator to represent a fault at different locations along the emulated single transmission line. interface algorithm, the transmission line emulation instability usually happens at the frequency range higher than the fundamental frequency. In order to simplify the analysis, the inductance is employed to judge the transmission line emulation stability, since the resistance is negligible compared to the reactance in the high-frequency range. According to (10) , the transmission line emulation is assured to be stable under normal conditions if the transmission line inductance L is larger than 5.97 mH + 2.4 mH = 8.37 mH. According to (14) , the transmission line emulation is assured to be stable under fault conditions if the inductance between the fault location and the Master terminal γL is larger than 5.97 mH and the inductance between the fault location and the Follower terminal ((1-γ) L) is larger than 2.4 mH. Fig. 24(a) shows the experiment and simulation result comparison of I a when the transmission line inductance and resistance are L = 8.5 mH (> 8.37 mH) and R = 0.25 Ω, respectively. The three-phase short-circuit fault happens at 0.1 s at the location γ = 0.71 (0.71 × 8.5 mH = 6.035 mH > 5.97 mH and 8.5 mH -6.035 mH = 2.465 mH > 2.4 mH) when the phase angle of V m ab is 73°. Fig. 24(b) and (c) shows the experiment and simulation result comparisons of I a when the transmission line inductance and resistance are L = 10 mH ( > 8.37 mH) and R = 0.3 Ω, respectively. Fig. 24(b) shows the case when a threephase short-circuit fault happens at 0.1 s at the location γ = 0.6 (0.6 × 10 mH = 6 mH > 5.97 mH and 10 mH -6 mH = 4 mH > 2.4 mH) when the phase angle of V m ab is 197°. Fig. 24(c) shows the case when a three-phase short-circuit fault happens at 0.1 s at the location γ = 0.75 (0.75 × 10 mH = 7.5 mH > 5.97 mH and 10 mH -7.5 mH = 2.5 mH > 2.4 mH) when the phase angle of V m ab is 177°. The transmission line emulation is stable when (10) and (14) are satisfied.
2) Single Transmission Line Connected With Two Nonideal Voltage Sources
B. Fault Emulation of Parallel-Connected Transmission Lines
The system diagram for the parallel-connected transmission line experiment verification is shown in Fig. 25 . The equivalent inductance and resistance of all parallel-connected transmission lines are L and R, respectively. The equivalent inductance and resistance of the normal transmission lines are L n and R n , respectively, and the equivalent inductance and resistance of the faulted transmission lines are L s and R s , respectively, as shown in Fig. 25 . The three-phase short-circuit fault happens at the location γ (0<γ<1), which is the ratio of the distance from the fault location to the Master-side terminal with regard to the total line length.
1) Parallel-Connected Transmission Lines Connected With Two Ideal Voltage Sources Scenario:
In order to verify the transmission line emulation performance by connecting to two ideal voltage sources, the voltage-source impedances are set to zero (L 1 , R 1 , L 2 , and R 2 equal to zero). A transmission line diagram with three parallel-connected transmission lines is selected to verify the fault emulation of parallel-connected transmission lines. The total inductance and resistance of three 
• . The fault is cleared at 0.3 s. Fig. 27(a) and (b) show the experiment and simulation result comparisons of V ab and I a , respectively, which indicate that the experimental waveforms match well with the simulation results.
c) Three-phase short-circuit fault with γ = 2/ 3: A threephase short-circuit fault happens at 0.1 s at the location γ = 2/ 3 when the phase angle of V m ab is 350°. The angle difference between the two voltage sources is θ = θ V 1 -θ V 2 = 33
• . The fault is cleared at 0.3 s. Fig. 28(a) and (b) show the experiment and simulation result comparisons of V ab and I a , respectively, which indicate that the experimental waveforms match well with the simulation results.
According to the above comparisons, the experiment waveforms match with the simulation waveforms when a three-phase short-circuit fault happens at the locations of γ equals to 1/3, 1/2, or 2/3, which verifies the three-phase short-circuit fault emulation capability of the developed transmission line emulator to represent a fault at different locations along one of the emulated parallel-connected transmission lines.
2) Parallel-Connected Transmission Lines Connected With Two Nonideal Voltage Sources Scenario:
In order to verify the parallel-connected transmission line emulation stability, two nonideal voltage sources are connected with the transmission line by setting the voltage-source impedances L 1 to 5.97 mH, R 1 to 0.65 Ω, L 2 to 2.4 mH, and R 2 to 0.07 Ω. The whole transmission line equivalent inductance and resistance are L = 8.5 mH and R = 0.25 Ω, respectively. The normal transmission line equivalent inductance and resistance are L n = 17 mH and R n = 0.5 Ω, respectively. The faulted transmission line equivalent inductance and resistance are L n = 17 mH and R n = 0.5 Ω, respectively. Fig. 29(a) and (b) show the experiment and simulation result comparisons of I a when a three-phase short-circuit fault happens at 0.1 s with the fault location γ equals to 0.5 and 0.7, respectively. Similarly, the inductance is employed to judge the transmission line emulation stability. When γ equals 0.5, 
C. Transmission Line Fault Emulation Application in a Real System Scenario
The simplified future WECC system with a hypothetical three-terminal HVDC overlay in Fig. 2 is scaled and emulated in the HTB for system studies. The transmission line between Buses 2 and 8, named as Line 2-8, is emulated by the transmission line emulator. The Line 2-8 is composed of three parallelconnected transmission lines, and the scaled total equivalent inductance and resistance are 3.2 mH and 0.08 Ω, respectively. The transmission line emulators Master side and Follower side are connected to Buses 2 and 8, respectively. The fault location γ represents the ratio of the distance from the fault location to Bus 2 with regard to the total line length. The transmission line emulator is employed to study the impacts of the fault location and the number of faulted lines on the system behaviors.
1) Fault Location Impact Study:
A three-phase short-circuit fault happens at the location γ in one of the three parallelconnected transmission lines. Fig. 30 shows the transmission line terminal voltages and currents. Channels "F1" and "F2" are V ab and V bc at the terminal of Bus 2. Channels "F3" and "F4" are V ab and V bc at the terminal of Bus 8. Channels "F5" and "F7" are I a and I b at the terminal of Bus 2. Channels "F6" and "F8" are I a and I b at the terminal of Bus 8. Fig. 30(a) and (b) show the waveforms with the fault location γ = 0.33 and γ = 0.67, respectively. According to the waveforms, the fault currents at the terminal of Bus 2 decrease as the fault location γ increases, and the fault currents at the terminal of Bus 8 increase as the fault location γ increases. The Bus-8 voltage decreases as the fault location γ increases. The Bus-2 voltage does not change much during the fault with the increase of the fault location γ. This is because Bus 2 is supported by a synchronous generator G 2 , which maintains the terminal voltage by the excitation control.
2) System Impact Study With a Different Number of Faulted Lines: Two cases are conducted where a three-phase shortcircuit fault happens at the middle (γ = 0.5) of the transmission line for 0.4-s fault duration.
Case 1 (One-line fault): The fault happens in one of the three parallel-connected transmission lines.
Case 2 (two-line fault): The fault happens in two of the three parallel-connected transmission lines. Fig. 31 (a) and (b) show system frequency comparison and the Bus-8 voltage comparison between the one-line fault and two-line fault cases, and the fault happens at 2 s. The two-line fault creates a larger impact on the system, since the frequency and voltage deviations during the fault transient are large.
VI. CONCLUSION
In this paper, the fault model of a single transmission line has been proposed to realize three-phase short-circuit fault emulation at different locations along the emulated transmission line. By switching the input of the integrator for current reference calculation, a combined transmission line model is proposed to avoid the switching transient between the normal and fault conditions. Furthermore, the fault model of parallel-connected transmission lines has also been proposed and implemented in the transmission line emulator to emulate a three-phase shortcircuit fault within one of the parallel-connected transmission lines. Experiment results verified the proposed transmission line model and the effectiveness of the developed transmission line emulator with three-phase short-circuit fault emulation capability. This fault emulator will assist electric grid planners in the design and control of future transmission grids that have high penetration levels of renewable energy (wind and solar).
